Part Number Hot Search : 
DV16252 IMD10 CM24D AV1KBT 2SJ650 PDAA5 ADXRS614 CA3082M
Product Description
Full Text Search
 

To Download KC73125MP Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
INTRODUCTION
The KC73125MP is an interline transfer CCD area image sensor developed for EIA 1/3 inch video cameras. It can be used for door phones, surveillance cameras, object detection and pattern recognition.
16Pin PLASTIC-DIP
FEATURES
* * * * * * * High Sensitivity Optical Size: 1/3 inch Format Veriable Speed Electronic Shutter (1/60, 1/100 ~ 1/10,000sec) Horizontal Register: 5V Drive 16pin Plastic DIP Package Field Integration Read Out System No DC Bias on Reset Gate
Device KC73125MP Package Operating 16Pin PLASTIC-DIP -10 C ~ +55 C
ORDERING INFORMATION
STRUCTURE
* * * * * Number of Total Pixels: Number of Effective Pixels: Chip Size: Unit Pixel Size: Optical Blacks & Dummies: 537(H) x 505(V) 510(H) x 492(V) 5.90mm(H) x 5.10mm(V) 9.60m(H) x 7.50m(V) Refer to Figure Below Vertical 1 Line (Even Field Only)
16 2 510 25 1 Dummy Pixels Optical Black Pixels
Effective Imaging Area
OUTPUT
V-CCD
492 12
Effective Pixels
H-CCD
1
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
BLOCK DIAGRAM
(Top View)
8 VDD
7 GND
6 VL
V1
5
4 SUB
V2
3
V3
2
V4
1
Vertical Shift Register CCD
Vertical Shift Register CCD
Vertical Shift Register CCD
Horizontal Shift Register CCD
Vertical Shift Register CCD
9 VOUT
10 VGG
11 VSS
12 GND
13 VRD
RG
14
H1
15
H2
16
Figure 1. Block Diagram
PIN DESCRIPTION
Table 1. Pin Description Pin 1 2 3 4 5 6 7 8 Symbol V4 V3 V2 SUB V1 VL GND VDD Description Vertical CCD transfer clock 4 Vertical CCD transfer clock 3 Vertical CCD transfer clock 2 Substrate voltage Vertical CCD transfer clock 1 Protection bias voltage Ground Output AMP drain voltage Pin 9 10 11 12 13 14 15 16 Symbol VOUT VGG VSS GND VRD RG H1 H2 Description Signal output Output AMP gate valtage Output AMP source valtage Ground Reset drain voltage Charge reset clock Horizontal CCD transfer clock 1 Horizontal CCD transfer clock 2
2
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
ABSOLUTE MAXIMUM RATINGS (NOTE)
Table 2. Absolute Maximum Ratings Characteristics Substrate voltage Supply voltage Vertical clock input voltage SUB - GND VDD, VOUT, VOUT - GND V1, V2, V3, V4 - GND V1, V2, V3, V4 - V L Horizontal clock input voltage Voltage difference between vertical and horizontal clock input pins H1, H2 - GND V1, V2, V3, V4 H1, H2 H1, H2 - V4 Output clock input voltage Protection circuit bias voltage Operating temperature Storage temperature RG, GG - GND VL - SUB TOPR TSTG Symbols Min. -0.3 -0.3 -10 -0.3 -0.3 -0.3 -0.3 -17 -0.3 -65 -10 -30 Max. 55 17 20 30 17 15 17 17 17 0.3 55 80 Unit V V V V V V V V V V C C
NOTE: The device can be destroyed, if the applied voltage or temperature is higher than the absolute maximum rating voltage or temperature.
3
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
DC CHARACTERISTICS
Table 3. DC Characteristics Item Output stage drain bias Output stage gate voltage Output stage source voltage Substrate voltage adjustment range Fluctuation voltage range after substrate voltage adjusted Reset gate voltage adjustment range Protection circuit bias voltage Output stage drain current Symbol VDD VGG VSS VSUB VSUB VRGL VL IDD Min. 14.55 1.75 Typ. 15.0 2.0 Max. 15.45 2.25 Unit V V V V % V 5% Remark
Ground through 680 7.0 -3 0.0 14.5 3 2.0
VVL voltage of the vertical clock waveform 2.5 mA
CLOCK VOLTAGE CONDITIONS
Table 4. Clock Voltage Conditions Item Read-out clock voltage Vertical transfer clock voltage Symbol VVT VVH1 ~ VVH4 VVL1 ~ VVL4 Horizontal transfer clock voltage VH VHL Charge reset clock voltage Substrate clock voltage VRG VRGLH - VRGLL VSUB 20.0 23.0 Min. 14.55 -0.05 -9.5 4.75 -0.05 4.75 Typ. 15.0 0.0 -9.0 5.0 0.0 5.0 Max. 15.45 0.05 -8.5 5.25 0.05 5.25 0.8 25.0 Unit V V V V V V V V Remark High level VVH = (VVH1 + VVH2)/2 VVL = (VVL3 + VVL4)/2 High Low High Low Shutter
4
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
DRIVE CLOCK WAVEFORM CONDITIONS
Read Out Clock Waveform
100% 90%
VVH1, VVH3
10% 0% tr twh tf 0V
Vertical Transfer Clock Waveform
O V 1
VVH1
V VH VVHH VVHL
O V 3
VVHH V V HL V VH L VVHL V VH3 V VHH
V VH H
V VH
V VL H V VL 1 V VL L V VL 3 V VL L V VL H V VL
V VL
O V 2
V VH H
V VHH
V VH V VHL
O V 4
V VH V VH H
V V HH
V VH2
V VHL
V VHL
V VH 4
V VHL
V VL 2
V VL H
V VL H
V VL L V VL V VH = ( V V H 1 + V V H 2)/ 2
V VL 4
V VL L V VL
V VH H
= V V H + 0. 3V
V V L = (V V L 3 + V V L 4)/ 2 V O V = V V H n - V V L n
(n =1~4)
V V H L = V V H - 0. 3 V V V L H = V V L + 0. 3V V V L L = V V L - 0. 3 V
5
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
Horizontal Transfer Clock Waveform Diagram
tr twh tf
90% VOH 10% VHL twl
Reset Gate Clock Waveform Diagram
tr twh tf VRGH twl VORG Point A RG waveform VRGLH VRGLL VRGL + 0.5V VRGL
OH1 waveform 10%
VRGLH is the maximum value and VRGLL the minimum value of the coupling waveform in the period from Point A in the diagram about to RG rise VRGL = (VRGLH + VRGLL)/2, VFRG = VRGH - VRGL
Substrate Clock Waveform
100% 90%
VOSU B 10% VSUB 0% tr twh tf
6
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
CLOCK EQUIVALENT CIRCUIT CONSTANT
Table 5. Clock Equivalent Circuit Constant
twh Item Read-out clock Vertical clock Symbol Min. VH V1, V2 V3, V4 H1 Horizontal clock Reset clock Substrate clock H2 RG SUB 37 37 11 1.5 41 41 15 2.0 38 38 75 42 42 79 12 12 6.5 0.5 15 15 Typ. 2.5 Max. Min. Typ. Max. Min. Typ. 0.5 15 10 10 4.5 0.5 Max. Min. Typ. 0.5 250 15 15 Max. s ns ns ns ns s twl tr tf Unit
7
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
EQUIVALENT CIRCUIT PARAMETERS
Table 6. Equivalent Circuit Parameters Item Capacitance between vertical transfer clock and GND Symbol C V1, CV3 C V2, CV4 Capacitance between vertical transfer clocks CV12, CV34 CV23, CV41 CV13 CV24 Capacitance between horizontal transfer clock and GND Capacitance between horizontal transfer clocks Capacitance between reset gate clock and GND Capacitance between substrate clock and GND Vertical transfer clock serial resistor Vertical transfer clock ground resistor Horizontal transfer clock serial resistor Reset gate clock serial resistor CH1, CH2 CH12 CRG CSUB RV1 ~ RV4 RGND RH1, RH2 RRG Typ. 1,300 1,300 600 230 120 90 38 38 10 1120 40 15 10 100 Unit pF pF pF pF pF pF pF pF pF pF Remark
OV1 ROV1 COV1
OV2 ROV2 COV2 OH1 COH1 ROH1 COH12 ROH2 OH2 COH2
COV12
COV41
COV24
COV13 RGND
COV23
R RG COV4 ROV4 OV4 COV34 OV3 COV3 ROV3 RG C RG
8
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
OPERATING CHARACTERISTICS
Device Temperature = 25 C Table 7. Operating Characteristics Item Sensitivity Saturation signal Smear Blooming margin Uniformity Dark signal (NOTE) Dark shading (NOTE) Image lag Flicker Y
NOTE: Test Temperature = 55 C
Symbol S YSAT SM BM U D D YLAG FY
Min. 60 600
Typ. 70
Max.
Unit mV/lux mV
Remark 1 2 3 4 5 6 7 8 9
0.005 1,000
0.012
% times
20 2 2 0.5 2
% mV mV % %
TEST CONDITION
1. Use a light source with color temperature of 3,200K hallogen lamp and CM-500S for IR cut filter. The light source is adjusted in accordance with the average value of Y signals indicated in each item. 2. Through the following tests the substrate voltage should be set to the value while the device condition should be kept within the range of the bias and clock conditions.
9
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
TEST METHODS
1. Measure the light intensities (L) when the averaged illuminance output value (Y) is the standard illuminance output value, 150mV (YA) and when half of 150mV (1/2 YA).
1 Y A - -- Y A 2 S = -------------------------L YA - L 1
-- Y A 2
2. Adjust the light intensity to 15 times of the value with which Y is YA, then measure the averaged illuminance output value (Y = YSAT).
3. Adjust the light intensity to 500 times of the value with which Y is YA, then remove the read-out clock and drain the signal in photosensors by the electronic shutter operation in all the respective horizontal blanking times with the other clocks unchanged. Measure the maximum illuminance output value (YSM).
Y SM 1 - 1SM = --------- x -------- x ----- x 100 ( % ) Y A 500 10
4. Adjust the light intensity to 1,000 times of the value with which Y is YA, then inspect whether there is blooming phenomenon or not.
5. Measure the maximum and minimum illuminance output value (YMAX, YMIN) when the light intensity is adjusted to make Y to be YA.
Y MAX - Y MIN U = -------------------------------- x 100 ( % ) YA
6. Measure YD with the horizontal idling time transfer level as reference, when the device ambient temperature is 55 C and all of the light sources are shielded.
7. Follow test method 6, measure the maximum (DMAX) and minimum illuminance output (DMIN).
D = D MAX - D MIN
10
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
8. Adjust the light intensity of Y signal output value by strobe light to 150mV (YA), calculate by below formula with measuring the image lag signal which is qenerated by below timing diagram.
Y LAG = ( Y lag 150 ) x 100 ( % )
FLD
SG1 Light Strobe Timing Y Signal Output 150mV
YLag
Output
9. Adjust the light intensity of Y signal average value to 150mV (YA), calculate by below formula with measuring the signal differences (Yf [mV]) between fields.
F Y = ( Y f Y A ) x 100 ( % )
11
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
SPECTRAL RESPONSE CHARACTERISTICS
Excluding Light Source Characteristics
1 0.9 0.8 Spectral Response 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 400 425 450 475 500 525 550 575 600 625 650 675 700 Wave Length (nm)
Figure 2. Spectral Response Characteristics
12
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
APPLICATION CIRCUITS
+15V
22uH 103 XSUB XV2 XV1 XSG1 XV3 XSG3 XV4 FH2 FH1 FRG
+
10uF/20V 5V
1
2
3
4
5
6
7
8
9
10
KS7221D
20 19 18 17 16 15 14 13 12 11
103
MA110
100K V4 V3 H2 H1 16 15 14 13 22k GND VSS VGG VOUT 12 11 680k 10 27k 9 180k 105 105
1 2 3 4 105 5 6 7 8
+15V
SUB V1 VL GND VDD
KC73125MP
V2
RG VRD
+
47/6.3V
103 + 10uF/20V
103 + 10uF/20V
100 3.9k KSC2757
22uH
22uH
CCD Output -9V +15V
Figure 3. Application Circuits
13
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
READ-OUT CLOCK TIMING CHART
Unit: [s]
HD
V1 Odd Field V2 2.5
V3
V4 38.1 1.2 1.5 2.5 2.0
0.3 V1
V2 Even Field V3
V4
Figure 4. Read-out Clock Timing Chart
14
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
CLOCK TIMING CHART (VERTICAL SYNC.)
FLD VD BLK HD 520 525 1 2 3 4 5 10 15 20 260 265 270 275 280 2468 1357
SG1 SG2
V1 V2 V3 V4 CCD OUT CLP1 492 491 246 135 246 135 492 491 246 135
Figure 5. Clock Timing Chart (Vertical Sync.)
15
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
CLOCK TIMING CHART (HORIZONTAL SYNC.)
10
5 3 2 1 2 1 16 15
10
5 3 2 1
25
20
15
10
5 3 2 1 510
505
500
XSHD
XSHP
CLP1
Figure 6. Clock Timing Chart (Horizontal Sync.)
16
SUB
BLK
HD
RS
H1
H2
V1
V2
V3
V4
KC73125MP
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
PACKAGE DIMENSIONS
Unit: m m t = 0.253/40.02
8.003/40.10 10.203/40.10 12.403/40.12 2.50 2-R0.50
8.003/40.10 10.203/40.10 14.003/40.12
1.303/40.15 3.203/40.15 1.273/40.25 3.003/40.50
0.463/40.10 1.783/40.50 12.463/40.10 13.603/40.12
NOTE: 1. Optical center deviation from mechanical center = 0.15mm for X and Y direction. 2. Optical surface height from glass lid surface = 1.3 0.15mm 3. Optical surface height from package backside bottom = 1.9 0.10mm
Figure 7. Package Dimensions
17
1/3 INCH CCD IMAGE SENSOR FOR EIA CAMERA
KC73125MP
HANDLING INSTRUCTIONS
* Static Charge Prevention CCD image sensors can be easily damaged by static discharge. Before handling, be sure to take the following protective measures. -- Use non chargeable gloves, clothes or material. Also use conductive shoes. -- When handling directly, use an earth band. -- Install a conductive mat on the floor or working table to prevent generation of static electricity. -- Ionized air is recommended for discharging when handling CCD image sensor. -- For the shipment of mounted substrates, use boxes treated for the prevention of static charges.
*
Soldering -- Make sure the package temperature does not exceed 80 C. -- Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and and remount, cool sufficiently. -- To dismount an imaging device, do not use a solder suction equipment. When using an electronic disoldering tool, use a thermal controller of the zero cross on/off type and connect to ground.
*
Dust and Dirt Protection -- Operate in the clean environments (around class 1000 will be appropriate). -- Do not either touch glass plates by hand or have object come in contact with glass surface. Should dirt stick to a glass surface blow it off with an air blow (for dirt stuck through static electricity ionized air is recommended). -- Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be caerful not to scratch the glass. -- Keep in case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences. -- When a protective tape is applied before shipping, just before use remove the tape applied electrostatic protection. Do not reuse the tape.
*
Do not expose to strong light (sun rays) for long period, color filter are discolored.
*
Exposure to high temperature or humidity will affect the characteristics. accordingly avoid storage or usage in such conditions.
*
CCD image sensors are precise optical equipment that should not be subject to mechanical shocks.
18


▲Up To Search▲   

 
Price & Availability of KC73125MP

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X